Makefile: use += to append to variables

This commit is contained in:
yenatch 2013-12-08 18:02:29 -05:00
parent 493b483490
commit b9218d843b

View file

@ -18,7 +18,7 @@ $(shell $(foreach obj, $(OBJS), \
$(eval $(obj:.o=)_DEPENDENCIES := $(shell $(PYTHON) extras/pokemontools/scan_includes.py $(obj:.o=.asm) | sed s/globals.asm//g)) \ $(eval $(obj:.o=)_DEPENDENCIES := $(shell $(PYTHON) extras/pokemontools/scan_includes.py $(obj:.o=.asm) | sed s/globals.asm//g)) \
)) ))
$(shell $(foreach obj, $(OBJS), \ $(shell $(foreach obj, $(OBJS), \
$(eval ALL_DEPENDENCIES := $(ALL_DEPENDENCIES) $($(obj:.o=)_DEPENDENCIES)) \ $(eval ALL_DEPENDENCIES += $($(obj:.o=)_DEPENDENCIES)) \
)) ))
all: $(ROMS) all: $(ROMS)